DPBENTO: Benchmarking DPUs for Data Processing

Jiasheng Hu, Chihan Cui, Anna Li, Raahil Vora, Yuanfan Chen, Philip A. Bernstein[†], Jialin Li[§], Qizhen Zhang

University of Toronto, †Microsoft Research, §National University of Singapore

ABSTRACT

Data processing units (DPUs, SoC-based SmartNICs) are emerging data center hardware that provide opportunities to address cloud data processing challenges. Their onboard compute, memory, network, and auxiliary storage can be leveraged to offload a variety of data processing tasks. Although recent work shows promising benefits of DPU offloading for specific operations, a comprehensive view of the implications of DPUs for data processing is missing. Benchmarking can help, but existing benchmark tools lack the focus on data processing and are limited to specific DPUs. In this paper, we present DPBENTO, a benchmark suite that aims to uncover the performance characteristics of different DPU resources and different DPUs, and the performance implications of offloading a wide range of data processing operations and systems to DPUs. It provides an abstraction for automated performance testing and reporting and is easily extensible. We use DPBENTO to measure recent DPUs, present our benchmarking results, and highlight insights into the potential benefits of DPU offloading for data processing.

1 INTRODUCTION

Data processing workloads, e.g., databases [10, 15, 27, 58] and KV stores [16, 23, 45, 55], hosted in cloud data centers are growing. So are the challenges. First, while computing demand for data processing keeps increasing due to data growth, general-purpose processors (CPUs) cannot sustain high compute efficiency due to the slowdown of hardware scaling laws. Hardware resource disaggregation (e.g., that of storage [20, 36, 59] and memory [35, 60, 65, 66]) also decouples the software components of cloud-native systems, leading to intensive network communication activities, which have become the primary performance bottleneck [58]. In addition, the speeds of storage and network devices are rapidly advancing (e.g., NVIDIA ConnectX-7 NICs provide 400 Gbps bandwidth [48]). Since CPU instructions consumed to perform one byte of I/O are fixed, increases in disk and network bandwidth lead to high CPU expenses [17, 30].

Data processing units (DPUs) are SoC-based SmartNICs that have emerged as popular programmable devices for in-network offloading. A DPU is characterized with a set of hardware resources curated to optimize data-path efficiency, including (1) CPU cores based on energy-efficient architectures, e.g., Arm and MIPS, (2) memory of moderate size, typically from 8 GB to 32 GB, (3) ASIC accelerators for specific compute-intensive tasks such as compression and encryption, (4) high-speed network interface that provides 100s of Gbps bandwidth, and (5) PCIe access to host resources and peer devices. These resources are promising solutions to the above challenges in cloud data processing. Specifically, CPU-intensive tasks (for both computational operators and I/O) can be offloaded to hardware accelerators and DPU cores to improve compute efficiency

and reduce host CPU utilization; high-speed network connectivity and optimized I/O libraries can be leveraged to achieve better data movement performance over the network.

Current DPUs are designed for offloading low-level packet processing, storage protocols, and network security. *Are DPUs also useful for cloud data processing?* Recent work has shown concrete benefits of DPU offloading for databases and KV stores [38, 57, 64]. However, these proposals have only explored limited DPU capabilities, such as userspace networking, onboard DRAM, and power-efficient CPUs. They have been applied to only a few operation types, such as remote storage reads [64], indexing [57], and shuffling [38]. Moreover, they only targeted one DPU product.

Another line of work benchmarks DPUs from *specific vendors* for *specific tasks*. For instance, DPU-bench [43] measures the efficiency of MPI communication between DPUs, DPUBench [61] provides a benchmark suite for NVIDIA BlueField-2 DPU (BF-2), and Wei et al. [62] and Liu et al. [39] evaluated RDMA and computational efficiency of BF-2, respectively. None of these studies target data processing workloads. Moreover, each benchmark targets one device type, overlooking the large hardware space, such as NVIDIA BlueField [6], AMD Pensando [2], Intel IPU [3], Marvell OCTEON [5], and AWS Nitro [9].

We believe a broader DPU benchmark for data processing work-loads is needed. This can help us understand how existing findings can be generalized to DPUs from different vendors and across different generations. The benchmark should include different data processing tasks, exercise different hardware resources on DPUs, and be portable to different DPU devices. Benchmark results can provide insights into which data processing workloads are suitable for DPU offloading, and whether to offload primitive instructions, database components, or an end-to-end system.

To fill this need, we present DPBENTO, a benchmark framework that automates the generation, execution, and reporting of data processing performance measurement tests on DPUs We use DPBENTO to present benchmark results on multiple mass-production DPUs.

Benchmark framework. DPBENTO provides a *task abstraction* for specifying the workflow of extensive measurement tests on a DPU: preparing the environment, executing tests according to user configurations, generating an informative report given metrics of interest, and finally cleaning up the DPU by removing any effects of the measurement. Based on this general abstraction, we developed built-in tests for (1) primitive operations closely related to data processing efficiency, including tasks that measure the performance of compute, memory, storage, and networking, (2) cloud database system modules that verify the benefits of DPUs, including predicate pushdown and index offloading, and (3) macro database workloads with a popular lightweight DBMS (DuckDB). A task can

be configured to generate different tests. For example, the compute task is parameterized to test arithmetic or string operations—computational operations commonly executed in data systems.

To use DPBENTO, a user simply creates a configuration file, which we call a *measurement box* or *box* for short. For each measurement, the box defines tasks, their parameters, and the performance metrics of interest. For instance, a user can declare a box for measuring the latency of reading memory objects and the throughput of table scans with predicate pushdown. Given a box configuration, DPBENTO automatically generates tests, executes the workflow of each task, collects measurement results, and eventually presents the test results to the user. This unifies DPU performance tests for various data processing tasks into a single framework.

A major goal of depression is extensibility. DPUs use product-specific accelerators. For instance, NVIDIA BF-2 is equipped with a compression ASIC that is missing in BF-3 or Marvell OCTEON 10. The SDKs for programming accelerators are also vendor-specific, such as Data-center-On-a-Chip Architecture (DOCA) for Blue-Field [49] and extensions to base Linux SDK for OCTEON [42]. To measure the effects of hardware acceleration and support ad-hoc data processing tasks (e.g., specific data system modules a user considers offloading to the DPU), deprending the task abstraction and dropped into the framework. When performing a measurement, the user can declare tests in a plugin task in the box configuration. These tests will then be generated and executed by deprendict more extensive data processing benchmarking on DPUs.

Benchmarking mass-production DPUs. Utilizing DPBENTO, we perform a comprehensive evaluation of popular DPUs for data processing workloads. DPBENTO's built-in tasks cover a range of workloads from primitive operations, to database system modules, and to a full DBMS. We run them all to measure DPUs from NVIDIA (BlueField-2 and BlueField-3) and Marvell (OCTEON TX2). We also implement plugin tasks to assess the improvement of hardware accelerators on these DPUs for compute-intensive operations and the benefits of userspace networking.

We analyze and present the experimental results. If a test can measure multiple DPUs, e.g., a built-in primitive operation test, we compare its results across these DPUs and the host. With plugin tasks that work only on specific DPUs, we evaluate the benefits of DPU-specific features. Our analysis reveals insights into DPU offloading for data processing. For instance, while the CPU cores on DPUs are weaker for general applications, they outperform host CPUs for certain operations; DPU hardware accelerators can achieve exceedingly high throughput but at the cost of high latency; and rather than run a full DBMS on a DPU, offloading database sub-modules can better exploit DPU capabilities.

In summary, this paper makes the following contributions:

- Proposes DPBENTO, a unified benchmark suite for measuring data processing tasks centered on DPUs (§3).
- Benchmarks recent mass-production DPUs (§4).
- Presents the benchmark results and provides insights into the compute and I/O efficiency (§5—§6), the benefits of innetwork offloading of cloud database modules (§7), and the overhead of running a full DBMS (§8) on the DPUs.




Figure 1: DPU architecture and DPUs from different vendors.

2 BACKGROUND

2.1 Data Processing Units

DPUs are programmable network interface cards (NICs) or Smart-NICs that allow for data-path customizations and optimizations based on System-on-a-Chip (SoC) architectures. The target data-path operations include packet processing and disaggregated storage protocols in data center networks.

DPUs can be characterized by the hardware resources they support (see Figure 1). As a NIC, a DPU usually provides state-of-the-art network speed, achieving 100s of Gbps bandwidth, for fast data movement between DPUs. To provide ease of programming and access, a DPU is equipped with an onboard CPU and a standard OS, e.g., Linux. For energy efficiency the CPU adopts a low-power architecture, e.g., Arm or MIPS. To accelerate popular data-path tasks that are compute-intensive, e.g., compression, encryption, and regular expression (RegEx) matching, a DPU hardens these tasks as onboard accelerators to achieve ultra high performance and energy efficiency. A DPU also has a moderate amount of DDR memory to hold the working set of offloaded applications, typically ranging from 8 GB to 32 GB. A PCIe switch on a DPU gives it access to external system-wide resources, e.g., host memory and peer PCIe devices such as SSDs and GPUs. While not essential for low-latency high-throughput data-path applications, a DPU needs auxiliary local storage, e.g., an SSD, to install firmwares and the OS.

Compared to ASIC-based and FPGA-based SmartNICs, DPUs offer general programmability with onboard CPUs, and higher compute performance and energy efficiency with hardware accelerators. Given current trends in cloud infrastructure such as virtualization [24], high-performance I/O [30, 50], and disaggregation [25, 64], DPUs are becoming a popular solution to offload host functionalities to lower TCO and improve data-path efficiency [12, 47, 51, 63]. Recent work has shown promising results for offloading certain data processing tasks to DPUs [31, 57, 64].

2.2 DPU Variety

A crucial consideration of DPU offloading for data processing is the variety of DPUs, which is reflected in the following aspects.

Various resources. A DPU SoC has resources for general and specialized computation, memory, storage, and interconnections to

the network and to other resources on the host. All these resources can be utilized by a data processing system but present different performance characteristics compared to host servers.

- Various vendors. Many commercial DPUs are being produced: NVIDIA BlueField [6], Marvell OCTEON [5], Intel IPU [3], AMD Pensando [2], Broadcom Stingray [1], Kalray MPPA [4], AWS Nitro [9], Alibaba CIPU [8], and Microsoft Fungible [26]. And most cloud providers are deploying them. Figure 1 shows the specs of NVIDIA BlueField-3 and Marvell OCTEON TX2, two state-of-the-art DPUs we benchmark in this work. Although they follow the same high-level architecture, detailed hardware configurations, e.g., the network interface and hardware accelerators, greatly differ (details are in §4). Moreover, DPU SDKs are often vendor-specific. For instance, NVIDIA provides the Datacenter-On-a-Chip Architecture (DOCA) SDK [49] to program BlueField DPUs, while Marvell offers more standard Linux toolchains and Data Plane Development Kit (DPDK) for OCTEON [42].
- Various generations. Even for the same vendor, DPUs across generations can be configured differently. For instance, from BF-2 to BF-3, not only are the CPU, memory, PCIe, and NIC upgraded, but the set of hardware accelerators has also been changed.

Creating and running a general benchmark suite for state-of-theart DPUs are keys to understanding the implications of different DPU resources and different DPUs on cloud data processing.

3 DPBENTO FRAMEWORK

We present DPBENTO, a DPU-centric benchmark framework. It has four primary goals: (1) *extensibility* such that it can implement tests to stress different DPU resources for data processing, (2) *customizability* such that it allows users to focus on specific data processing aspects with selective tests, (3) *portability* such that it can measure different DPUs, and (4) *readiness* such that its off-the-shelf repository already contains a range of tests that users can run to benchmark their DPUs. This section details the extensible abstraction, customizable measurement, portable workflow, and microbenchmark and system module tests that we provide to evaluate a wide spectrum of data processing operations and workloads.

3.1 Task Abstraction

In DPBENTO, a data processing workload is implemented as a *task*. It can be a primitive operation such as memory reads or a coarse-grained database module such as predicate pushdown. A task is parameterized by *performance tests* to evaluate a DPU SoC with *metrics of interest* and is executed following the four steps below.

- **Prepare.** Executing performance tests on a DPU may involve installing external libraries and toolkit as dependencies, downloading open datasets, and setting up directories. This step is to properly prepare the DPU environment.
- Run. With concrete parameters that specify a test (e.g., random reads to memory) and target performance metrics (e.g., average latency), this step is to carry out the performance test and generate logs that contain the measurement result.
- **Report.** The results of individual tests can be temporarily cached in the logs. This step is to process the intermediate logs to produce a report that is organized, formatted, and finally presented to the user.

Figure 2: A box that includes a microbenchmark (network) and a cloud database module (predicate pushdown).

Clean. Benchmarking a DPU should not modify its state—no permanent effect is expected or allowed. This step is to clean all the directories, files, and software and system configurations generated in this task to restore the DPU to its state before running this task.

These steps constitute the interface of DPBENTO. To implement a task, a user provides the logic for each step as a Python script. The framework will configure and execute it as specified. Based on this abstraction, we have implemented a wide range of data processing performance tests as tasks, including microbenchmarks (§3.4), cloud database modules (§3.5), and a full DBMS (§3.6).

3.2 Extensibility

Users can customize their DPU performance testing as well as extend the benchmark suite. First, a performance measurement job can be composed with a customized set of tests from supported tasks, which we call a measurement box or box. Specifically, a task of DPBENTO can provide a set of task-specific parameters, which users can specify to instantiate tests. For instance, our memory task (§3.4) allows users to specify which level of the DPU memory hierarchy they want to measure (i.e., L1-L3, or DRAM) and whether they measure throughput or latency. Users declare a box in a JSON file that specifies the tasks to run, parameters for each task, and the metrics to measure. Figure 2 shows a box example that specifies a job that measures (1) the median and tail latency and bandwidth for network communication with TCP on the DPU, using an increasing number of CPU cores; and (2) the throughput of scanning database tuples when pushing down the predicate to the DPU with specified core utilization.

Moreover, DPBENTO allows users to create new tasks as *plugins*, a benefit of its extensible task abstraction. Users can implement plugins for accessing vendor-specific DPU features such as hardware accelerators. To add a plugin to DPBENTO, a user can create a dedicated directory in DPBENTO's repository, under which she instantiates the task abstraction with four respective Python scripts. These scripts are the shells of arbitrary performance test implementations (i.e., in arbitrary language with arbitrary dependencies). Once a plugin is added, it can be included in a box. The built-in




Figure 3: DPBENTO overview.

tasks in DPBENTO are portable to any DPU SoC that offers standard Linux distribution and toolchain, which is the case for nearly every DPU we know. Plugins, on the other hand, rely on special hardware and/or proprietary software, and thus portability is not expected.

3.3 Workflow

Figure 3 shows the workflow of DPBENTO. It first parses the JSON file of each box to identify all tasks to be executed in that job. For each task, it performs cross-product joins between parameters to generate all possible combinations, i.e., tests. We do not join parameters and metrics as one test may produce results for multiple metrics, e.g., one network test can generate both median and 99-percentile latencies. Before executing any test, ① DPBENTO invokes the prepare script to initialize the DPU environment for all tests in the current task to avoid repeated preparations between tests. Then, ② the parameter combinations are sequentially passed, along with the metrics, to the run script to perform a test. Tests can individually generate logs to cache intermediate measurement results. After all tests are executed, ③ the report script is invoked to process intermediate results and produce the final report to the user.

Performance testing is fully automated in DPBENTO. *Users just need to declare boxes*, and all the above steps are transparently managed by the framework. As multiple boxes may involve the same tasks, and preparation can be time-consuming, we do not invoke the clean script immediately after each task. Instead, **6** a command line is provided for users to explicitly clean up the DPU.

3.4 Microbenchmarks

We have implemented a range of data processing workloads as the built-in tasks in DPBENTO using its task abstraction, as shown in Table 1. We first present microbenchmarks that use primitive operations to evaluate the compute and I/O performance of DPUs.

3.4.1 Compute. The CPU microbenchmark focuses on basic operations over primitive types, specifically, arithmetic over primitive numeric types, which are heavily involved in data processing, e.g., for evaluating predicates and expressions, as well as string functions such as comparison, searching and manipulation. Although decimal types are more often used than floating point in database systems, typical CPUs today have no hardware support for it, but do for integers and floating point. Usage of decimal types usually relies on libraries or language features that have varying levels of optimized performance that do not directly reflect the hardware capability; additionally, fixed-point decimal type is commonly represented as

Table 1: Built-in tasks in DPBENTO.

	Tasks	Parameters
Micro	Compute Memory Storage Network	Data type, Operation Operation, Object size, Pattern, #Threads I/O type, Access, Pattern, Depth, #Threads Message size, Depth, #Threads
Module	Pred pushdown Index offloading	Scale, Selectivity, #Threads Scale, Op, Pattern, Split ratio, #Threads
Full system	DBMS	Scale, Query, Execution mode, #Threads

an integer scaled by a power of ten [14]. With the rise of vector databases, we expect floating point to be more heavily used by those systems due to the similarity search algorithms involved, such as [13, 32, 41]. In conjunction with quantization techniques [33], computing with smaller data types (8, 16 bits etc.) becomes much more important. We therefore benchmark integers and floating-point numbers of different widths on DPUs. We evaluate the throughput (in operations per second) of arithmetic operations: addition, subtraction, multiplication, and division, on a single physical DPU core. This task stresses the raw computing power by repeatedly performing the corresponding instructions over registers, ruling out the effect of the CPU cache and main memory. Users can parameterize which data type (e.g., int8, int128, or float64) and which operation (add, sub, mul, or div) to test. String operations such as comparisons and substring matching are common in query predicates and directly affect scan and filter performance. We benchmark them over small (10 B), medium (64 B and 256 B) and large (1 KB) strings to mimic different application scenarios, and measure performance in operations per second.

Besides the built-in CPU tests, we have also implemented a list of plugins, which are higher-level compute-intensive tasks, to assess the performance benefits of hardware accelerators on DPUs. To differentiate from primitive type tests, we term these plugins as optimizable tasks—ones that can additionally be optimized with vectorized (SIMD) instructions, with multi-core parallelism, and with DPU hardware accelerators. We have included three such tasks: compression with the DEFLATE algorithm [21], correspondingly decompression, and regular expression (RegEx) matching. These tasks are frequently invoked on the data path of cloud data systems [19]. Exploring optimizable tasks gives us a glimpse into the performance gains with different levels of possible compute optimizations, especially the hardware accelerators that are yet to be fully exploited by today's data systems.

3.4.2 Memory. Our memory microbenchmark task evaluates the speed of accessing in-memory objects. Specifically, we create a memory buffer of specified size, then access (read or write) pointer-size data within the buffer based on specified access pattern (either random access or sequential access), and finally measure the throughput (accesses completed per second) or bandwidth (GB/s). In addition to these parameters, users can also configure the number of threads that issue memory accesses in parallel to better utilize memory bandwidth. We adopt sysbench [7] as the test driver, which is a multi-threaded benchmark tool that can be scriptized. When

performing a DPU benchmark, the parameters declared for this task will be passed to sysbench to generate memory tests.

3.4.3 Storage. The storage microbenchmark generates asynchronous disk I/O activities with an extensive set of parameters to measure DPU-local storage device performance. At the core, it is an extensive storage testing toolkit. Specifically, it initializes a file with random content on a specified disk, allows issuing file reads and writes, and measures detailed latency and throughput statistics of these operations. To perform efficient secondary storage access, it enables asynchronous I/O with io_uring or libaio. Our experiments show that our storage benchmark tool can saturate the bandwidth of the local disks of all tested DPUs, as well as that of the host's NVMe SSD. Users can specify I/O type (reads or writes), access granularity (in bytes), queue depth (the number of outstanding file requests), and concurrency (the number of threads issuing I/O in parallel). They can also select metrics of interest from throughput, average latency, and tail latency of different percentiles.

3.4.4 Networking. To evaluate network transfer performance, DPBENTO includes a benchmark task that measures the speed of TCP, the most popular transport in data systems, using Linux sockets. Specifically, the task automatically creates two TCP endpoints on the source, which issues messages of specified size, and the destination, which receives each message and bounces it back to the source. The source and destination can be the DPU or a host with a user-provided IP address (either the local host or a remote machine). Our task measures the end-to-end latency and throughput of the message transmissions. Users can parameterize message size in bytes, queue depth (the number of outstanding messages in a TCP connection), and concurrency (the number of TCP connections, each processed by a client/server thread).

3.5 Cloud Database Modules

Prior work has demonstrated two general advantages of offloading cloud database components to DPUs [38, 57, 64]: near-data processing, which executes operations closer to data to minimize data movement overhead, and augmented processing capabilities in addition to the host. We include two tasks in DPBENTO that offload cloud database modules to explore these benefits respectively.

3.5.1 Predicate Pushdown. This task targets a disaggregated storage architecture where SQL queries are executed by the database engine on the compute server, and database files are stored on a storage server. The storage server is equipped with a DPU, which the compute server connects to with a 100 Gbps link and we exploit for pushing down predicates when scanning database tuples. In the baseline, we run DuckDB (the DBMS detailed in §3.6) on the compute server, and the database files are fetched via the network from the storage server to execute the scan. In the pushdown version, we execute the scan module of the DBMS on the DPU and return only qualified tuples to the compute server. We scan the lineitem table in the TPC-H benchmark.

As shown in Table 1, users can configure the scale of the table, the selectivity of the predicate, and how many threads are spawned on the DPU. The metric is tuples scanned per second.

3.5.2 Index Offloading. The second module we offload to the DPU is index. Specifically, we use the DPU equipped on a database server as a coprocessor of the host to partially serve index requests. We range-partition a B+ tree between the host and the DPU such that serving requests from the DPU can boost the overall index performance. The implementation is adapted from LMDB [56], which supports concurrency with MVCC. We use the YCSB benchmark as the workload. A user of DPBENTO can configure the index size (KV record size and count), operation (read/write), access pattern (uniform or skewed), the ratio of the index offloaded, as well as the number of DPU threads executing the offloaded requests. This task measures index throughput (completed operations per second).

3.6 A Full DBMS

To enable system-level performance testing and quantify the performance degradation of running an end-to-end system on low-power DPU cores, we include a full system evaluation task with DuckDB [22], a full-fledged relational DBMS that is light-weight, thus more suitable for DPUs. DuckDB targets embedded data analytics and optimizes deployment simplicity by avoiding any external dependencies. The whole system can be compiled to a header file and a library that can be easily integrated into applications. Running inside the application process, it minimizes data movement between the application and the DBMS.

Our task pulls the latest version of DuckDB (currently v1.1.3) and compiles it from the source code in the prepare stage. It sets up TPC-H as the workload based on the specified scale factor(s). Users can also parameterize which TPC-H queries to run, the number of threads created in DuckDB, and the execution mode (cold, where the queries are never executed on the DPU, or hot, where the queries have been executed a few times to warm up memory buffers). We focus on query execution time as the performance metric.

4 HARDWARE TO BENCHMARK

With DPBENTO, we have benchmarked several recent DPUs that are in mass production. This section describes the hardware setups of the DPUs, as well as the host machine that we use as the baseline to compare to data processing performance on DPUs.

NVIDIA BlueField. We assess two generations of NVIDIA BlueField DPUs: BlueFiled-2 (BF-2) and its successor BlueField-3 (BF-3). Both are in mass production [39, 62, 64]. Figure 1 shows the details of the two DPUs in our testbed. On BF-2, there is an Arm A72 CPU (64-bit), which consists of 8 cores @ 2.5 GHz. Every two cores share a 1 MB L2 cache, and a 6 MB L3 cache is shared between all cores. There is 16 GB onboard DDR 4 memory that serves as the DPU's main memory. It has a variety of hardware accelerators, including these for compression, decompression, and RegEx matching. A ConnectX-6 NIC provides 100 Gbps network bandwidth, and the board is connected to the host via PCIe 4.0. BF-2 also has an eMMC flash device that is soldered directly onto its motherboard.

BF-3 is an upgrade from BF-2 in nearly every aspect: the Arm CPU is upgraded to A78, which has 16 cores with clock rates up to 3.0 GHz. L2 cache increases to 6 MB and L3 to 16 MB. The onboard memory levels up to DDR 5, 32 GB. The network interface is upgraded to ConnectX-7, providing 400 Gbps bandwidth, and the interface to the host is advanced to PCIe 5.0. The directly attached

local storage is also updated to a 160 GB NVMe SSD. Interestingly, the compression engine is removed, which makes a different set of hardware accelerators.

Marvell OCTEON. Also shown in Figure 1 is a Marvell OCTEON TX2 DPU in our testbed. Same as BF-2, it is equipped with an Arm A72 CPU but with more cores (24 cores @ 2.2 GHz), with a 1 MB L2 cache shared between two cores and another 14 MB L3 cache shared across all cores. The DPU has 32 GB onboard DDR 4 memory, and provides a 100 Gbps Ethernet network interface and PCIe 3.0 for connecting to the host. The hardware accelerators are different from BlueField, primarily for network security and packet processing. Like BF-2, our OCTEON has an eMMC local storage of 64 GB.

Host Machine. We conduct the same set of DPBENTO tasks on a host server, which was recently assembled, and thus represents the state-of-the-art host configuration. Specifically, the server has two AMD EPYC 9254 24-Core CPUs @ 2.9 GHz, so in total there are 48 cores (96 hyperthreads), 48 MB L2 cache, and 256 MB L3 cache. The main memory on the server is 128 GB DDR 5, and for persistent storage, there are two 960 GB NVMe SSDs. Comparing the benchmark results to those on the host helps better interpret data processing performance on the DPUs.

5 COMPUTE EFFICIENCY

We first present the benchmark results of the compute and memory tasks on the three DPUs and the host. Detailed findings follow.

5.1 Primitive Operations

Table below shows the testing parameters that we use to benchmark DPUs with the primitive compute task: we run all arithmetic operations on integers and floating-points of different sizes (int8, fp64, and int128). These types and operations are commonly seen in different data systems, e.g., databases and ML models.

	Data Type	Operation	
Arithmeti	c int8, fp64, int128	add, sub, mul, div	
String	str10, str64, str256, str1024	cmp, cat, xfrm	

The detailed benchmark results are shown in Figure 4 for both integers and floating-point numbers. First, Figure 4a shows the performance of the 8-bit integer operations. For add and sub, the host AMD CPU demonstrates superior performance advantages compared to the DPU Arm cores, achieving 6.5 billion operations per second (ops/s)-up to 5.5× higher than the DPUs. For more complex mul and div, although all four CPUs exhibit a throughput drop as expected, the degree of degradation is different for the host CPU compared to the DPUs' CPUs. Specifically, the host CPU experiences a 58% throughput decrease when performing mul compared to add on int8, higher than the degradation seen on OCTEON (49%) and much higher than that of BF-2 (14%) and BF-3 (19%). However, the host CPU is still 2× better than the best DPU (BF-3). For div, a further decrease in performance can be observed on the host CPU (70% throughput drop compared to mul). The Arm cores on OCTEON follow the same trend: a significant 80% throughput decrease. BF-2 and BF-3 perform relatively better, with lower throughput degradation from mul (36% and 64%, respectively).

With int128, as shown in Figure 4b, we observe similar trends in performance across the board—the host is still the best performer by a large margin, and all CPUs see their throughput drop in mul and div compared to add and sub. With increased operand sizes, throughputs of all operations on all platforms decrease accordingly, with DPUs seeing larger percentage drops across the board. Specifically, from int8 to int128, the host experiences 34% throughput decrease on average across the operations, while the decrease is 76%, 73%, and 63% for OCTEON, BF-2, and BF-3, respectively. The difference is especially significant in mul and div, e.g., the throughput decrease of the DPUs is 63%–77%, while it is only 12% for the host, which is now 4.7× faster than the best-performing DPU (it was 1.7× on int8). These results show that the DPUs are better at handling smaller operands.

Floating point (fp64) performance paints a very different picture for the DPUs, as seen in Figure 4c. The highly noticeable performance lead of the host CPU in integer compute is almost completely lost, where the two BlueField DPUs now outperform the host CPU in add, sub, and mul, where BF-3 leads by more than 50% on average. OCTEON also becomes relatively much more competitive with floating point compute, compared to its integer performance, albeit still trailing behind the BlueField family of DPUs and the host CPU by a fair margin. It is worth noting that the host CPU still holds an advantage with division operations, although the lead is much smaller than that of integers. The high performance of DPUs on floating-point operations can be ascribed to the hardware support in the Arm architecture [11].

We have benchmarked three representative string operations: comparison (strcmp), simple manipulation (strcat), and complex transformation (strcfrm), and Figure 5 shows the results. The host CPU has higher throughput in all categories, but the performance gap between the host CPU and DPUs varies across categories. For string comparison, string size matters little for DPUs and the host CPU, where the host CPU has close to 2× the performance of the most powerful DPU (BF-3). For string manipulation, the host still has the absolute performance advantage, but the lead over DPUs are smaller, especially for small string sizes: BF-3 achieves 68% the performance of the host CPU, with 10 B strings, dropping to 39% for 1024B strings. String transformation operations paint a different picture—the gap widens in favor of the host CPU as the string size increases, and that BF-3 holds a more substantial lead over the other DPUs than that of string search. However, the host CPU still has more than two times the performance of BF-3, where the gap widens with larger string sizes, reaching more than 7× the throughput on OCTEON.

Based on these results, we have the following findings.

- DPUs are faster at processing smaller operands and can even outperform the host for floating-point processing.
- For strings, DPUs are more suitable for simpler operations.

5.2 Hardware Acceleration

To investigate the benefits of DPU hardware acceleration, and compare the performance characteristics with that of existing CPU techniques, we run three plugin tasks for NVIDIA DPUs. In each task, we use DOCA [49] to access the hardware accelerator on




Figure 4: Benchmarking DPUs with primitive arithmetic operations on integers and floating-point numbers.




Figure 5: Benchmarking DPUs with primitive string operations.




Figure 6: Benchmarking DPUs with optimizable tasks that can be accelerated by hardware techniques.

BF-2 and/or BF-3. A software version that can leverage SIMD and multi-threading is also implemented for running on CPUs.

We first examine compression using DEFLATE [21], one of the most commonly used compression algorithms in database systems [29]. Specifically, we use this algorithm to compress strings generated from TPC-H orders table of specified size. BF-2 offers a hardware accelerator for this compression. In addition to single-core performance of BF-2 and the host, we also compare BF-2 hardware acceleration to multi-threading (with all available cores) and SIMD, two techniques that can boost the performance of these two CPUs. Figure 6a shows the compression speeds of different

hardware techniques. We first observe that the DPU hardware acceleration is not always desirable: there is a fixed startup overhead when invoking the hardware accelerator on BF-2. For data below 100 KB, the performance of hardware offloading is lower than that on host and BF-2 CPUs. However, when data size increases (≥ 1 MB), BF-2 hardware offloading shows superior performance, offering higher throughput than threaded execution on the host CPU (4.9× faster when compressing 512 MB data). We note that for very small data sizes, multi-threaded execution also provides no benefits due to threading overhead.

Decompression acceleration is supported by both BF-2 and BF-3, and the benchmark results are shown in Figure 6b. Similar to

compression results, the hardware accelerators on the BlueFields incur a relatively high startup latency, which is reflected in low throughput for smaller payload sizes (lower than 1 MB), but are much more efficient with larger sizes: BF-2 decompression accelerator is $13\times$ / $21\times$ faster than the host CPU / its onboard CPU with multi-threading when compressing 256 MB data. Additionally, the BF-3's accelerator exhibits a higher startup latency than that on BF-2, but becomes faster than its last-generation counterpart as the data size grows to 100s of MB. Another observation is that for decompression, the performance gap between the host and onboard CPUs is relatively smaller, especially with threaded execution, this is likely due to the nature of DEFLATE algorithm, where decoding serializes data access and is thus hard to parallelize.

Our final optimizable task is RegEx matching, where both BF-2 and BF-3 offer hardware acceleration. In this task, we match the pattern that is part of TPC-H query 13, specifically, the generated pattern is like '%special%requests%'.

Figure 6c shows the result of varying the size of the string dataset. First, the hardware-accelerated performance of BF-2 and BF-3 is identical, which is better than using threaded execution for small data sizes. However, a single-threaded implementation with SIMD provides much better performance. As data size increases, the hardware accelerators achieve comparable performance to multithreaded execution (with all available CPU cores). However, eventually the latter scales better: on 256 MB data, the host CPU and BF-3 CPU are 3× and 1.4× faster than the RegEx accelerator on the two DPUs, respectively. Using all cores for RegEx matching may not always be feasible or desirable—in that case, DPU hardware accelerators handily lead over the single-threaded SIMD counterpart and provides considerable CPU savings.

We make the findings below about hardware accelerators on DPUs from this experiment.

- Hardware accelerators do not always outperform CPUs. Even when they do, they can improve throughput, not latency.
- Offloading compute-intensive tasks to hardware accelerators can save many CPU cycles.

5.3 Memory

The parameters that we use to benchmark memory performance of DPUs with the memory task are listed in the following table.

Operation	Object Size	Pattern	#Threads
Read, Write	16 KB, 4 MB, 1 GB	Random, Sequential	1-Max

We first use one thread to issue random and sequential reads and writes to all the above memory sizes. Figure 7 shows the throughput of pointer-size memory accesses. When performing random reads to an object as small as 16 KB, the object can be cached in L2 cache for all platforms, and thus the accesses are efficient. As shown in Figure 7a, all the DPUs and the host can achieve higher than 100 million ops/s random access throughput. Between DPUs, BF-3 achieves the highest throughput, 1.6× higher than BF-2. The gap is even larger than that between the host and BF-3 (1.3×). When we increase the object size to 4 MB, the throughputs of the DPUs drop dramatically: 78%, 87%, and 75% decrease for OCTEON, BF-2,

and BF-3, respectively. At this size, the working set is very likely to spill to to L3 for the DPUs. As the host has a much larger L2 cache (48 MB), its throughput remains high. To eliminate CPU caching effect, we further test a 1 GB buffer, which exceeds the CPU caches to a large extent. We can see that the throughput drops to the next level for the platforms: the throughput of the host drops to 58 million ops/s—a 83% drop, followed by BF-3, achieving 20 million op/s, and then by OCTEON and BF-2, both at 6.7 million ops/s. This experiment shows that for random reads, DPUs are good at caching small object with comparable performance to the host. When the gap to the host increases with the size of the buffered objects.

The above findings can be applied to random writes as well (Figure 7c). All platforms witness throughput drop when accessing objects larger than their L3 cache. The best-performing DPU remains BF-3, whose gap to the host enlarges as the memory buffer size increases. However, OCTEON now performs significantly better than BF-2 and approaches BF-3 for writing to a 1 GB buffer.

In sequential accesses, CPU prefetching plays a critical role. Figures 7b and 7d show the performance of sequentially reading and writing memory objects, which are much higher than random accesses, as expected. We make the following observations. First, prefetching on the DPUs is as effective as it is on the host: the throughputs of all platforms are largely stable when varying the object size from 16 KB to 1 GB for both reads and writes. Second, the gap between the DPUs and the host is not as large as that when performing random accesses, especially for medium and large sizes, e.g., the host is now 5.9× faster than BF-2 for sequential reads (vs. 8.6× for random reads). Finally, DPUs can even achieve higher throughput than that of the host. In particular, when sequentially writing to a 1 GB memory, BF-3 achieves 2.2 billion ops/s, which is higher than the host throughput at 1.5 billion ops/s.

Figure 8 demonstrates how CPU core count may affect memory accesses. Specifically, multiple threads randomly access a 16 KB memory buffer in parallel. We can see that a single thread is incapable of saturating memory bandwidth, and the achieved throughput increases linearly with thread count. However, the DPUs have fewer cores (8, 16, and 24 on BF-2, BF-3, and OCTEON, respectively, vs. 96 cores on the host), which limits the their highest memory access performance: 1.3 billion op/s on BF-2, 2.7 billion op/s on OCTEON, and 4.3 billion op/s on BF-3. In comparison, the host achieves 11.3 billion op/s with 32 cores.

Memory benchmark results are summarized as follows.

- DPUs are good at sequentially accessing in-memory objects.
 Sometimes, they even outperform the host.
- If the memory accesses are random, DPUs are better at accessing small objects than the larger ones.
- DPUs' limited core count can become a bottleneck for highthroughput memory access.

6 I/O EFFICIENCY

Next, we evaluate the I/O performance, including both storage I/O and networking I/O, of the three DPUs. We also use the host I/O performance as a baseline.




Figure 7: Benchmarking the memory efficiency of DPUs with varying object sizes.




Figure 8: Scaling up memory accesses (random reads). BF-2, BF-3, and OCTEON have 8, 16, and 24 cores, respectively.

6.1 Storage

The testing parameters for our storage benchmarking are shown in the following table. Like memory benchmarking, we evaluate the performance of both sequential and random reads and writes. We vary access granularity, the number of outstanding requests, and parallelism. Since storage I/O is asynchronous, we measure both latency and throughput.

I/O Type	Access Size	Pattern	Queue Depth	#Threads
Read, Write	8 KB-4 MB	Random, Sequential	1-256	1-Max

We first tune the above parameters on each DPU and the host to achieve its highest storage I/O throughput. The results are shown in Figure 9. Across all settings, we observe three levels of performance: the slowest eMMC flash devices on OCTEON and BF-2 (10s-100s MB/s), the faster NVMe SSD on BF-3 (100s-1000s MB/s), and the best-performing NVMe SSD on the host (1000s MB/s). While the NVMe SSD on BF-3 is much faster than the storage on other DPUs, the gap to the host storage device remains large $-2.8 \times -10.5 \times$ slower. The host storage performance is two orders of magnitude higher than that on the slower DPUs. The impact of storage testing parameters varies across platforms. When performing random reads, increasing the access size from 8 KB to 4 MB reduces the degree of randomness (since bytes within an access are sequentially read from the device), which is more beneficial for BF-2 and BF-3 than for OCTEON and the host (350% and 440% vs. 50% and 150% throughput increase, respectively). When changing the access pattern completely from random reads to sequential reads, the throughput of BF-2 increases significantly for small accesses: a

250% increase for 8 KB reads. The benefit is not reflected in other platforms: only a 17% difference is observed on the host, which shows the efficiency of SSDs in random accesses. Writes are generally slower than reads (Figures 9c and 9d vs. Figures 9a and 9b). Similarly to reads, OCTEON and BF-2 are slower than BF-3 and the host in writes, and different access sizes and patterns impose the highest impact on BF-2. The gap between BF-3 and the host is larger than in reads.

Figure 12 shows the storage I/O latency. In this experiment, we set the number of outstanding requests and the number of threads both as one to achieve the lowest latency on each platform. Figures 10a and 10b report the average and tail latencies of the 8 KB and 4 MB accesses, respectively. We make more promising observations than in the throughput results: the latency of DPUs (particularly BF-3) can be on par with and even lower than that of the host. For small random and sequential reads (Figure 10a), the tail latency of BF-3 is ~20% lower compared to the host. Its average latency is also lower in serving random reads. This is especially advantageous for serving remote storage requests considering the shorter distance to the network interface on the DPU from the DPU storage device. However, when accessing larger blocks (4 MB), where performance becomes bandwidth-bound, Figure 10b shows that even on BF-3, the time is 3×-5× higher than on the host.

Although directly attached storage devices on DPUs are auxiliary and do not target on-path application offloading, we identified scenarios where storage offloading can be helpful. Our findings from the storage benchmarks are summarized below.

- DPUs generally provide considerably lower storage performance than the host for throughput-bound and large I/Os.
- The latest DPU achieves low latency for fine-grained accesses.

6.2 Networking

The final microbenchmark focuses on the performance of moving data across the network. In this experiment, we set up a physical network in which a remote server (with the same configuration as the host machine) connects to one of our DPUs (BF-2) via a 100 Gbps cable. The testing parameters are specified as follows. We measure both the network transfer latency and throughput.

We first investigate the network latency. To do so, we spawn one thread on the remote server, which issues closed-loop ping-pong messages to accurately measure the network round-trip latency. We




Figure 9: Benchmarking DPU and host local storage throughput. We vary the I/O access size from 8 KB to 4 MB, and evaluate the storage I/O throughput under random/sequential read and write patterns.




Figure 10: Benchmarking storage latency. Foreground bars of different colors represent average latency, and background light grey bars represent p99 tail latency.

Message size	Queue Depth	#Threads
32 B – 32 KB	1-128	1-Max

compare the latency between the remote server and the DPU to that between the remote server and the local host. This comparison seeks to assess the efficiency of the DPU for communication offloading. Figure 11a shows the average and tail latencies of different message sizes. We observe that generally the latency between the remote server ("remote" for short) and the DPU is higher than that between remote and the host on all message sizes. On average, the former is 30% higher than the latter. We ascribe this latency overhead on the DPU to its wimpy CPU, where the Linux TCP/IP stack runs—software simply becomes slower.




Figure 11: Benchmarking network performance.

We next measure network throughput, where the above finding is also reflected. For this measurement, we let the remote server and the DPU/host create multiple threads, each processing a connection for exchanging large messages (32 KB). Each connection maintains a queue depth of 128 to ensure that the connection throughput is saturated. Figure 11b reports the network throughput between remote and the DPU and between remote and the host. The trend is clear—the performance gap to the host is larger than in latency tests. With one thread, the DPU can achieve 8 Gbps throughput, while the single-thread throughput of the host is 4.8× higher at 38 Gbps. Both the DPU and the host saturate reach the peak throughput with four threads, where the DPU's throughput is 22 Gbps and the host's throughput is 98 Gbps. In fact, the single-thread throughput of the host is 1.7× higher than the eight-core throughput of the DPU. This result shows that offloading high-throughput network communication to the DPU can cause great performance degradation using the TCP/IP stack in the onboard Linux.

To verify that the above inefficiencies originate from the software stack running on the weaker cores, we implemented an additional plugin task in DPBENTO for network benchmarking with Remote Direct Memory Access (RDMA) over InfiniBand, supported by the BF-2 DPU. RDMA bypasses the onboard Linux to directly access the NIC for data transfers. Specifically, the task uses NVIDIA-provided ib_read_lat and ib_read_bw tools to perform RDMA reads from the remote server to the DPU/host and measure network




Figure 12: Network performance with RDMA.

performance. We use the same parameters provided in the previous latency and throughput measurements. Figures 12a and 12b compare the kernel-bypass latency and throughput between remote and the DPU to that between remote and the host. We observe that when the networking stack in the onboard OS is bypassed, *network communication to the DPU has lower latency than to the host.* As Figures 12a shows, when accessing 4 KB data, the latency of the DPU is 12.6% lower than that of the host. The lower latency can be explained by the shorter distance from the NIC to the DPU memory than to the host memory. Regarding throughput, although the single-connection performance of the DPU is still lower than the host, the gap is marginal (11.3%). The peak throughput is achieved with two threads/connections for both the DPU and the host, where the throughput gap is further closed.

Below we summarize insights into DPU networking.

- Offloading network communication to DPUs with the onboard TCP stack reduces performance, especially throughput.
- Kernel-bypass networking can eliminate the impact of weak cores and achieve even lower latency than the host.

7 BENEFITS OF DPU OFFLOADING

We now investigate the benefits of near-data processing and augmented processing capabilities enabled by DPUs, and present the results of offloading the two cloud database modules included in DPBENTO on different DPUs.

7.1 Predicate Pushdown

We fix the scale of the database as 10 GB (TPC-H scale factor 10) and the predicate selectivity as 1%, and vary the number of cores utilized on the DPU for the scan from 1 to all available cores.

Figure 13 shows the performance of the basic scan and DPU-enabled predicate pushdown. The baseline where the entire table is fetched from the storage server to the compute server incurs expensive network and storage I/O and thus has low scan throughput—33 million tuples per second (MTPS). Pushing down the predicate to the DPU on the storage server can eliminate most of the data movement: the weaker DPUs, i.e., BF-2 and OCTEON, outperform the baseline when two cores are utilized for the scan, and when all their DPU cores are utilized, their throughput reaches 150 MTPS, 4.5× faster than the baseline. BF-3 is significantly faster than other




Figure 13: Predicate pushdown




Figure 14: Offloading index operations to DPUs.

solutions. Its speedup over the baseline is 1.8× with a single core and 12× with all its 16 cores. This result confirms the potential of DPUs for near-storage data processing.

7.2 Index Offloading

To evaluate the performance increase when using a DPU as a coprocessor of the host, we set up an index of 50 GB (50 millions of 1 KB records) and split it between the host and the DPU with a ratio of 10:1. We then execute uniform reads on the host and the DPU separately and measure the overall index throughput. Recent work has reported the performance increase by sharing index workloads between the host and the BF-1 and BF-2 DPUs [57], our experiments further examine this benefit on a more recent DPU (BF-3) and a DPU from a different brand (OCTEON). The results are shown in Figure 14. Without any offloading, the host can achieve 9.2 million operations per second (MOPS) with 96 threads. By offloading part of the index to the DPU, more requests can be serviced per time unit. Although each individual DPU core is weaker than the host CPU, fully utilizing the DPU leads to noticeable performance increase: 19%, 10.5%, and 26% higher throughput when offloading to OCTEON, BF-2, and BF-3, respectively.

8 END-TO-END DBMS PERFORMANCE

We finally benchmark the DPUs with the built-in DBMS task of DPBENTO. Note that explicitly not our goal is advocating full system deployment on DPUs. Rather, our results recognize the overhead of doing so and thus motivate co-designs between data systems




Figure 15: Running times of DuckDB on different platforms.

and DPUs, which is aligned with recent proposals incorporating partial offloading [38, 64]. On each DPU platform, we allocate all available cores to DuckDB and measure its running time for each TPC-H query (scale factor 10) under cold and hot executions.

Figure 15a shows the results of cold executions. The host outperforms all DPUs, as expected. Its average query execution performance is 87×, 43×, and 2.1× higher than OCTEON, BF-2, BF-3, respectively. The primary bottleneck in this execution mode is disk I/O, particularly sequential reads as the tables are scanned and loaded into the main memory. Recall from Section 6.1 that the eMMC flashes on OCTEON and BF-2 are much slower than the NVMe SSDs on BF-3 and the host, which is reflected in the end-to-end query execution. Between the DPUs, BF-3 is 21× faster than its previous generation, and as Figure 9b shows, BF-2 achieves higher sequential read performance, and thus the average query processing time on BF-2 is 2× shorter than on OCTEON.

We make different observations with hot executions, which are illustrated in Figure 15b. Since disk I/O is avoided, the performance of CPU and memory now dominates query execution. The gap between the host and the best-performing DPU, i.e., BF-3, (3×) increases compared to cold executions. This can be attributed to CPU and memory differences. In particular, the DPU has much less cores (16 on BF-3 vs. 96 on the host). It also explains the change between OCTEON (24 cores) and BF-2 (8 cores). The former, which was slower in cold executions, is now 2.7× faster.

In summary, when running a full DBMS, storage performance, CPU performance, core count, and memory efficiency together create a significant gap between the host and the DPUs.

9 RELATED WORK

DPU Benchmarking. DPUBench [61] proposes a benchmark suite that targets DPUs. The benchmark suite includes operators for storage, networking, and security. It also includes end-to-end applications that use the operators for communications, file compression and integrity checking, and security. However, DPUBench only evaluates BF-2. Even though DPUBench shares some operator benchmarks with DPBENTO, it is insufficient to evaluate data processing systems, which is the major contribution of DPBENTO.

DPU-Bench [43] evaluates DPU performance under HPC scenarios. Specifically, the benchmark suite measures RDMA-based MPI communication to BF-2. The goal is to determine the number of DPU processes to maximize offloading efficiency. The follow-on work [44] compares BF-2 and BF-3. DPBENTO, in contrary, focuses on DPU's capability to offload data processing tasks.

Wei et al. [62] quantitatively analyzed the performance of various RDMA paths on BF-2. Based on the benchmark studies, the work proposes an optimization guide, and applies the guide to prior DPU-accelerated file system and key-value store. Chen et al. [18] performed a more comprehensive performance studies, including both compute and communication, of BF-3, with a focus on the RISC-V data path accelerators (DPA). Unlike DPBENTO, both works study only a single DPU platform; their benchmarks are also inadequate to directly evaluate data processing applications.

Other prior works benchmark specific aspects of DPUs. Li et al. [37] evaluate the performance of lossy (SZ3) and lossless (DE-FLATE, lz4, zlib) compression in the SoC and ASIC ("C-engine") implementations in BF-2 and BF-3. Liu et al. [39] use the stress-ng tests to evaluate BF-2. Zhou et al. [67] measure the performance of offloading microservices to an Intel IPU. Compared to these works, DPBENTO provides a more comprehensive benchmark suite for heterogeneous DPU platforms. DPBENTO also targets offloading for data processing systems, which presents a gap in the literature.

DPU Offloading. DPU has been a popular hardware target for application and system offloading. LineFS [34] offloads operations in a distributed file system to BlueField-2. Xenic [53] partially offloads data store and concurrency control to accelerate a distributed transactional system. Several prior systems [28, 46, 54] demonstrate the performance benefit of offloading network functions to DPUs. A line of work [40, 52] designs general programming frameworks to offload applications to DPUs. DPBENTO, in comparison, targets offloading data processing system components to DPUs.

10 CONCLUSION

We first presented DPBENTO, a benchmark framework for measuring data processing performance on DPUs. It provides an extensible task abstraction, on top of which a variety of performance tests can be incorporated and automated by the framework. With DPBENTO, we implemented a set of microbenchmarks, which measure the CPU, memory, networking, and storage performance of DPUs, the offloading of two cloud database modules, as well as a full DBMS. This benchmark suite has been used to measure the performance of recent DPUs from NVIDIA and Marvell. Based on the results, we provided useful insights into the performance characteristics of DPUs for offloading data processing tasks, from primitive operations to an end-to-end system.

REFERENCES

- Broadcom stingray smartnic accelerates baidu cloud services. https://www. broadcom.com/company/news/product-releases/53106, 2020.
- [2] Amd pensando infrastructure accelerators. https://www.amd.com/en/accelerators/pensando, 2023.
- [3] Intel infrastructure processing unit (intel ipu). https://www.intel.com/content/ www/us/en/products/details/network-io/ipu.html, 2023.
- [4] Kalray mppa dpu manycore. https://www.kalrayinc.com/products/mppa-technology/, 2023.
- [5] Marvell octeon data processing units (dpus). https://www.marvell.com/products/data-processing-units.html, 2023.
- [6] Transform the data center with nvidia dpus. https://www.nvidia.com/en-us/networking/products/data-processing-unit/, 2023.
 [7] Alexey Konytov, Scriptable database and system performance benchmark, https://doi.org/10.1016/j.jpub.2016.0016.
- [7] Alexey Kopytov. Scriptable database and system performance benchmark. https://github.com/akopytov/sysbench, 2024.
- [8] Alibaba Cloud Community. A detailed explanation about alibaba cloud cipu. https://www.alibabacloud.com/blog/599183, 2022.
- [9] All Things Distributed. Reinventing virtualization with the aws nitro system. https://www.allthingsdistributed.com/2020/09/ reinventing-virtualization-with-nitro.html, 2020.
- [10] P. Antonopoulos, A. Budovski, C. Diaconu, A. H. Saenz, J. Hu, H. Kodavalla, D. Kossmann, S. Lingam, U. F. Minhas, N. Prakash, V. Purohit, H. Qu, C. S. Ravella, K. Reisteter, S. Shrotri, D. Tang, and V. Wakade. Socrates: The new SQL server in the cloud. In Proceedings of the 2019 International Conference on Management of Data, SIGMOD Conference 2019, Amsterdam, The Netherlands, June 30 July 5, 2019, pages 1743–1756. ACM, 2019.
- [11] Arm. High-performance hardware support for floating-point operations. https://www.arm.com/technologies/floating-point.
- [12] AWS Whitepaper. The components of the nitro system. https://docs. aws.amazon.com/whitepapers/latest/security-design-of-aws-nitro-system/ the-components-of-the-nitro-system.html, 2024.
- [13] D. Baranchuk, A. Babenko, and Y. Malkov. Revisiting the inverted indices for billion-scale approximate nearest neighbors. In Proceedings of the European Conference on Computer Vision (ECCV), pages 202–216, 2018.
- [14] M. Bhat, J. Crawford, R. Morin, and K. Shiv. Performance characterization of decimal arithmetic in commercial java workloads. In 2007 IEEE International Symposium on Performance Analysis of Systems & Software, pages 54–61. IEEE, 2007.
- [15] W. Cao, Z. Liu, P. Wang, S. Chen, C. Zhu, S. Zheng, Y. Wang, and G. Ma. Polarfs: An ultra-low latency and failure resilient distributed file system for shared storage cloud database. *Proc. VLDB Endow.*, 11(12):1849–1862, 2018.
- [16] Z. Cao, S. Dong, S. Vemuri, and D. H. C. Du. Characterizing, modeling, and benchmarking rocksdb key-value workloads at facebook. In 18th USENIX Conference on File and Storage Technologies, FAST 2020, Santa Clara, CA, USA, February 24-27, 2020, pages 209–223. USENIX Association, 2020.
- [17] X. Chen, L. Yu, V. Liu, and Q. Zhang. Cowbird: Freeing cpus to compute by offloading the disaggregation of memory. In Proceedings of the ACM SIGCOMM 2023 Conference, ACM SIGCOMM 2023, New York, NY, USA, 10-14 September 2023, pages 1060–1073. ACM, 2023.
- [18] X. Chen, J. Zhang, T. Fu, Y. Shen, S. Ma, K. Qian, L. Zhu, C. Shi, Y. Zhang, M. Liu, and Z. Wang. Demystifying datapath accelerator enhanced off-path smartnic. CoRR, abs/2402.03041, 2024.
- [19] M. Chiosa, F. Maschi, I. Müller, G. Alonso, and N. May. Hardware acceleration of compression and encryption in SAP HANA. Proc. VLDB Endow., 15(12):3277–3291, 2022.
- [20] A. Depoutovitch, C. Chen, J. Chen, P. Larson, S. Lin, J. Ng, W. Cui, Q. Liu, W. Huang, Y. Xiao, and Y. He. Taurus Database: How to be Fast, Available, and Frugal in the Cloud. In Proceedings of the ACM International Conference on Management of Data (SIGMOD), pages 1463–1478, 2020.
- [21] P. Deutsch. Rfc1951: Deflate compressed data format specification version 1.3, 1996.
- [22] DuckDB Foundation. Duckdb an in-process sql olap database management system. https://duckdb.org.
- [23] M. Elhemali, N. Gallagher, N. Gordon, J. Idziorek, R. Krog, C. Lazier, E. Mo, A. Mritunjai, S. Perianayagam, T. Rath, S. Sivasubramanian, J. C. S. III, S. Sosothikul, D. Terry, and A. Vig. Amazon dynamodb: A scalable, predictably performant, and fully managed nosql database service. In Proceedings of the 2022 USENIX Annual Technical Conference, USENIX ATC 2022, Carlsbad, CA, USA, July 11-13, 2022, pages 1037–1048. USENIX Association, 2022.
- [24] D. Firestone, A. Putnam, S. Mundkur, D. Chiou, A. Dabagh, M. Andrewartha, H. Angepat, V. Bhanu, A. M. Caulfield, E. S. Chung, H. K. Chandrappa, S. Chaturmohta, M. Humphrey, J. Lavier, N. Lam, F. Liu, K. Ovtcharov, J. Padhye, G. Popuri, S. Raindel, T. Sapre, M. Shaw, G. Silva, M. Sivakumar, N. Srivastava, A. Verma, Q. Zuhair, D. Bansal, D. Burger, K. Vaid, D. A. Maltz, and A. G. Greenberg. Azure accelerated networking: Smartnics in the public cloud. In 15th USENIX Symposium on Networked Systems Design and Implementation, NSDI 2018, Renton, WA, USA, April 9-11, 2018, pages 51–66. USENIX Association, 2018.

- [25] P. X. Gao, A. Narayan, S. Karandikar, J. Carreira, S. Han, R. Agarwal, S. Ratnasamy, and S. Shenker. Network requirements for resource disaggregation. In 12th USENIX Symposium on Operating Systems Design and Implementation, OSDI 2016, Savannah, GA, USA, November 2-4, 2016, pages 249–264. USENIX Association, 2016.
- [26] Girish Bablani. Microsoft announces acquisition of fungible to accelerate datacenter innovation. https://blogs.microsoft.com/blog/2023/01/09/microsoft-announces-acquisition-of-fungible-to-accelerate-datacenter-innovation/, 2023.
- [27] Google Cloud. AlloyDB for PostgreSQL under the hood: Intelligent, database-aware storage. https://cloud.google.com/blog/products/databases/ alloydb-for-postgresql-intelligent-scalable-storage, 2022.
- [28] S. Grant, A. Yelam, M. Bland, and A. C. Snoeren. Smartnic performance isolation with fairnic: Programmable networking for the cloud. In Proceedings of the Annual Conference of the ACM Special Interest Group on Data Communication on the Applications, Technologies, Architectures, and Protocols for Computer Communication, SIGCOMM '20, page 681–693, New York, NY, USA, 2020. Association for Computing Machinery.
- [29] A. Gupta, A. Bansal, and V. Khanduja. Modern lossless compression techniques: Review, comparison and analysis. In 2017 Second International Conference on Electrical, Computer and Communication Technologies (ICECCT), pages 1–8. IEEE, 2017
- [30] G. Haas, M. Haubenschild, and V. Leis. Exploiting directly-attached nyme arrays in DBMS. In 10th Conference on Innovative Data Systems Research, CIDR 2020, Amsterdam, The Netherlands, January 12-15, 2020, Online Proceedings. www.cidrdb.org, 2020.
- [31] J. Hu, P. A. Bernstein, J. Li, and Q. Zhang. DPDPU: data processing with dpus. CoRR, abs/2407.13658, 2024.
- [32] S. Jayaram Subramanya, F. Devvrit, H. V. Simhadri, R. Krishnawamy, and R. Kadekodi. Diskann: Fast accurate billion-point nearest neighbor search on a single node. Advances in Neural Information Processing Systems, 32, 2019.
- [33] H. Jegou, M. Douze, and C. Schmid. Product quantization for nearest neighbor search. IEEE transactions on pattern analysis and machine intelligence, 33(1):117– 128, 2010.
- [34] J. Kim, I. Jang, W. Reda, J. Im, M. Canini, D. Kostić, Y. Kwon, S. Peter, and E. Witchel. Linefs: Efficient smartnic offload of a distributed file system with pipeline parallelism. In Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles, SOSP '21, page 756–771, New York, NY, USA, 2021. Association for Computing Machinery.
- [35] D. Korolija, D. Koutsoukos, K. Keeton, K. Taranov, D. S. Milojicic, and G. Alonso. Farview: Disaggregated memory with operator off-loading for database engines. In 12th Conference on Innovative Data Systems Research, CIDR 2022, Chaminade, CA, USA, January 9-12, 2022. www.cidrdb.org, 2022.
- [36] S. Legtchenko, H. Williams, K. Razavi, A. Donnelly, R. Black, A. Douglas, N. Cheriere, D. Fryer, K. Mast, A. D. Brown, A. Klimovic, A. Slowey, and A. I. T. Rowstron. Understanding rack-scale disaggregated storage. In 9th USENIX Workshop on Hot Topics in Storage and File Systems, HotStorage 2017, Santa Clara, CA, USA, July 10-11, 2017. USENIX Association, 2017.
- [37] Y. Li, A. Kashyap, Y. Guo, and X. Lu. Compression analysis for bluefield-2/-3 data processing units: Lossy and lossless perspectives. *IEEE Micro*, 44(2):8–19, 2024.
- [38] J. Lin, T. Ji, X. Hao, H. Cha, Y. Le, X. Yu, and A. Akella. Towards accelerating data intensive application's shuffle process using smartnics. In E. Smirni, K. Avrachenkov, P. Gill, and B. Urgaonkar, editors, Abstract Proceedings of the 2023 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS 2023, Orlando, FL, USA, June 19-23, 2023, pages 9-10. ACM, 2023.
- [39] J. Liu, C. Maltzahn, C. D. Ulmer, and M. L. Curry. Performance characteristics of the bluefield-2 smartnic. CoRR, abs/2105.06619, 2021.
- [40] M. Liu, T. Cui, H. Schuh, A. Krishnamurthy, S. Peter, and K. Gupta. Offloading distributed applications onto smartnics using ipipe. In *Proceedings of the ACM Special Interest Group on Data Communication*, SIGCOMM '19, page 318–333, New York, NY, USA, 2019. Association for Computing Machinery.
- [41] Y. A. Malkov and D. A. Yashunin. Efficient and robust approximate nearest neighbor search using hierarchical navigable small world graphs. IEEE transactions on pattern analysis and machine intelligence, 42(4):824–836, 2018.
- [42] Marvell. Marvell octeon sdk. https://www.marvell.com/ content/dam/marvell/en/public-collateral/embedded-processors/ marvell-octeon-tx2-sdk-solutions-brief.pdf, 2020.
- [43] B. Michalowicz, K. K. Suresh, H. Subramoni, D. K. Panda, and S. Poole. Dpu-bench: A micro-benchmark suite to measure offload efficiency of smartnics. In *Practice and Experience in Advanced Research Computing, PEARC 2023, Portland, OR, USA, July 23-27, 2023*, pages 94–101. ACM, 2023.
- [44] B. Michalowicz, K. K. Suresh, H. Subramoni, D. K. D. K. Panda, and S. W. Poole. Battle of the bluefields: An in-depth comparison of the bluefield-2 and bluefield-3 smartnics. In IEEE Symposium on High-Performance Interconnects, HOTI 2023, Virtual Conference, USA, August 23-25, 2023, pages 41–48. IEEE, 2023.
- [45] Microsoft. Azure cache for redis: Distributed, in-memory, scalable solution providing super-fast data access. https://azure.microsoft.com/en-us/products/ cache, 2024.

- [46] Y. Moon, S. Lee, M. A. Jamshed, and K. Park. AccelTCP: Accelerating network applications with stateful TCP offloading. In 17th USENIX Symposium on Networked Systems Design and Implementation (NSDI 20), pages 77–92, Santa Clara, CA, Feb. 2020. USENIX Association.
- [47] D. Morera. The rise of dpus in the infrastructure. https://blogs.vmware.com/cloud-foundation/2024/07/16/the-rise-of-dpus-in-the-infrastructure/, 2024.
- [48] NVIDIA. Nvidia connectx-7 nic. https://resources.nvidia.com/en-us-accelerated-networking-resource-library/connectx-7-datasheet.
- [49] NVIDIA Developer. Nvidia doca software framework. https://developer.nvidia. com/networking/doca, 2023.
- [50] NVMe Express. Nvme over fabrics. https://nvmexpress.org/wp-content/uploads/ NVMe Over Fabrics.pdf. 2016.
- [51] K. Pacella. Accelerating microsoft azure with amd dpus. https://community.amd. com/t5/corporate/accelerating-microsoft-azure-with-amd-dpus/ba-p/604170, 2023
- [52] P. M. Phothilimthana, M. Liu, A. Kaufmann, S. Peter, R. Bodik, and T. Anderson. Floem: A programming system for NIC-Accelerated network applications. In 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18), pages 663–679, Carlsbad, CA, Oct. 2018. USENIX Association.
- [53] H. N. Schuh, W. Liang, M. Liu, J. Nelson, and A. Krishnamurthy. Xenic: Smartnic-accelerated distributed transactions. In *Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles*, SOSP '21, page 740–755, New York, NY, USA, 2021. Association for Computing Machinery.
- [54] R. Shashidhara, T. Stamler, A. Kaufmann, and S. Peter. FlexTOE: Flexible TCP offload with Fine-Grained parallelism. In 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI 22), pages 87–102, Renton, WA, Apr. 2022. USENIX Association.
- [55] S. Sivasubramanian. Amazon dynamodb: a seamlessly scalable non-relational database service. In Proceedings of the ACM SIGMOD International Conference on Management of Data, SIGMOD 2012, Scottsdale, AZ, USA, May 20-24, 2012, pages 729–730. ACM, 2012.
- [56] Symas. Embedded database lmdb: Lightning memory-mapped database. https://www.symas.com/mdb. 2025.
- [57] L. Thostrup, D. Failing, T. Ziegler, and C. Binnig. A dbms-centric evaluation of bluefield dpus on fast networks. In *International Workshop on Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures*, ADMS@VLDB 2022, Sydney, Australia, September 5, 2022, pages

- 1-10 2022
- [58] A. Verbitski, A. Gupta, D. Saha, M. Brahmadesam, K. Gupta, R. Mittal, S. Kr-ishnamurthy, S. Maurice, T. Kharatishvili, and X. Bao. Amazon aurora: Design considerations for high throughput cloud-native relational databases. In Proceedings of the 2017 ACM International Conference on Management of Data, SIGMOD Conference 2017, Chicago, IL, USA, May 14-19, 2017, pages 1041–1052. ACM, 2017.
- [59] M. Vuppalapati, J. Miron, R. Agarwal, D. Truong, A. Motivala, and T. Cruanes. Building An Elastic Query Engine on Disaggregated Storage. In Proceedings of the USENIX Symposium on Networked Systems Design and Implementation (NSDI), pages 449–462, 2020.
- [60] J. Wang and Q. Zhang. Disaggregated database systems. In S. Das, I. Pandis, K. S. Candan, and S. Amer-Yahia, editors, Companion of the 2023 International Conference on Management of Data, SIGMOD/PODS 2023, Seattle, WA, USA, June 18-23, 2023, pages 37-44. ACM, 2023.
- [61] Z. Wang, C. Wang, and L. Wang. Dpubench: An application-driven scalable benchmark suite for comprehensive dpu evaluation. BenchCouncil Transactions on Benchmarks, Standards and Evaluations, 3(2):100120, 2023.
- [62] X. Wei, R. Chen, Y. Yang, R. Chen, and H. Chen. Characterizing off-path smartnic for accelerating distributed systems. In 17th USENIX Symposium on Operating Systems Design and Implementation, OSDI 2023, Boston, MA, USA, July 10-12, 2023, pages 987–1004. USENIX Association, 2023.
- [63] I. Yu. Alibaba cloud unveils new cloud infrastructure to power data centers. https://www.alizila.com/ alibaba-cloud-unveils-new-cloud-infrastructure-to-power-data-centers/, 2022
- [64] Q. Zhang, P. A. Bernstein, B. Chandramouli, J. Hu, and Y. Zheng. DDS: dpuoptimized disaggregated storage. Proc. VLDB Endow., 17(11):3304–3317, 2024.
- [65] Q. Zhang, Y. Cai, S. Angel, V. Liu, A. Chen, and B. T. Loo. Rethinking Data Management Systems for Disaggregated Data Centers. In Conference on Innovative Data Systems Research (CIDR), 2020.
- [66] Q. Zhang, Y. Cai, X. Chen, S. Angel, A. Chen, V. Liu, and B. T. Loo. Understanding the Effect of Data Center Resource Disaggregation on Production DBMSs. Proceedings of the VLDB Endowment (PVLDB), 13(9):1568–1581, 2020.
- [67] Z. Zhou, Y. Li, S. Johnson, N. Finamore, C. Asto, R. Cyphers, and C. Delimitrou. Microservice benchmarking on intel ipus running napatech software. https://people.csail.mit.edu/delimitrou/papers/2022.intel.ipu.pdf, 2022.